



1/57





FIG. 1

2/57



3/57




FIG. 3




FIG. 3A

4/57






FIG. 4

5/57

**FIG. 5****FIG. 6A**

6/57

Branches

opcode	opcode	opcode	branch
opcode	opcode	branch	offset
opcode	branch	offset	
branch	offset		

Literals

				<i>push.n</i>	<i>push nibble</i>
<i>opcode</i>	<i>opcode</i>	<i>push.b</i>	<i>value</i>	<i>push byte</i>	
<i>opcode</i>	<i>push.b</i>	<i>opcode</i>	<i>value</i>		
<i>push.b</i>	<i>opcode</i>	<i>opcode</i>	<i>value</i>		
<i>opcode</i>	<i>push.l</i>	<i>opcode</i>	<i>opcode</i>	<i>push long (any position)</i>	
<i>data for first push.l</i>					
<i>data for second push.l (if present)</i>					
<i>data for third push.l (if present)</i>					
<i>data for fourth push.l (if present)</i>					
<i>opcode</i>	<i>opcode</i>	<i>opcode</i>	<i>opcode</i>		

All Others

<i>opcode</i>	<i>opcode</i>	<i>opcode</i>	<i>opcode</i>
---------------	---------------	---------------	---------------

FIG. 6

7/57


Local-Register Stack

Mnemonic	Description
ls_boundary	boundary area entered
ls_unf_trap_en	underflow trap enable
ls_unf_exc_sig	underflow exception signal
ls_ovf_trap_en	overflow trap enable
ls_ovf_exc_sig	overflow exception signal

Operand Stack

Mnemonic	Description
os_boundary	boundary area entered
os_unf_trap_en	underflow trap enable
os_unf_exc_sig	underflow exception signal
os_ovf_trap_en	overflow trap enable
os_ovf_exc_sig	overflow exception signal

FIG. 7



8/57




FIG. 8




FIG. 9

9/57

Branches


opcode	opcode	opcode	branch
opcode	opcode	branch	offset
opcode	branch	offset	
branch	offset		

Literals

opcode	Id #,gn	opcode	opcode	load register (any position)
data for first Id #,gn				
data for second Id #,gn (if present)				
data for third Id #,gn (if present)				
data for fourth Id #,gn (if present)				
opcode	opcode	opcode	opcode	

All Others

opcode	opcode	opcode	opcode
--------	--------	--------	--------

FIG. 10**FIG. 11**

10/57




FIG. 12




FIG. 13

11/57




FIG. 14





FIG. 15



- Notes
- 1. Located by bits in msgsm.
 - 2. DRAM-2 bits immediately above the RAS address bits.
SRAM-2 bits located by mssbs in misc.
 - 3. SRAM and DRAM.
 - 4. DRAM only, field is zero length in SRAM.
 - 5. Excluded from RAS-cycle determination, except for A31 (see note 7).
 - 6. Included in RAS-cycle determination.
 - 7. Optionally included in RAS-cycle determination.
 - 8. If msgsm is zero, see text.

FIG. 16




FIG. 17

13/57


**FIG. 18**

FIG. 19

15/57

Register	Size	Addr	Mnemonic	Description
	31	13	7	0
			000	<i>ioin</i> Bit Input Register
			020	<i>ioip</i> Interrupt Pending Register
			040	<i>ioius</i> Interrupt Under Service Register
			060	<i>ioout</i> Bit Output Register
			080	<i>ioie</i> Interrupt Enable Register
			0a0	<i>iodmae</i> DMA Enable Register
			0c0	<i>vram</i> VRAM Control Bit Register
			0e0	<i>misca</i> Miscellaneous A Register
			100	<i>miscb</i> Miscellaneous B Register
			120	<i>mfltaddr</i> Memory Fault Address Register
			140	<i>mfltdata</i> Memory Fault Data Register
			160	<i>msgsm</i> Memory System Group Select Mask Register
			180	<i>mgds</i> Memory Group Device Size Register
			1a0	<i>misc</i> Miscellaneous C Register
			1c0	<i>mg0ebt</i> Memory Group 0 Extended Bus Timing Register
			1e0	<i>mg1ebt</i> Memory Group 1 Extended Bus Timing Register
			200	<i>mg2ebt</i> Memory Group 2 Extended Bus Timing Register
			220	<i>mg3ebt</i> Memory Group 3 Extended Bus Timing Register
			240	<i>mg0casbt</i> Memory Group 0 CAS Bus Timing Register
			260	<i>mg1casbt</i> Memory Group 1 CAS Bus Timing Register
			280	<i>mg2casbt</i> Memory Group 2 CAS Bus Timing Register
			2a0	<i>mg3casbt</i> Memory Group 3 CAS Bus Timing Register
			2c0	<i>mg0rasbt</i> Memory Group 0 RAS Bus Timing Register
			2e0	<i>mg1rasbt</i> Memory Group 1 RAS Bus Timing Register
			300	<i>mg2rasbt</i> Memory Group 2 RAS Bus Timing Register
			320	<i>mg3rasbt</i> Memory Group 3 RAS Bus Timing Register
			340	<i>io0ebt</i> I/O Channel 0 Extended Bus Timing Register
			360	<i>io1ebt</i> I/O Channel 1 Extended Bus Timing Register
			380	<i>io2ebt</i> I/O Channel 2 Extended Bus Timing Register
			3a0	<i>io3ebt</i> I/O Channel 3 Extended Bus Timing Register
			3c0	<i>io4ebt</i> I/O Channel 4 Extended Bus Timing Register
			3e0	<i>io5ebt</i> I/O Channel 5 Extended Bus Timing Register
			400	<i>io6ebt</i> I/O Channel 6 Extended Bus Timing Register
			420	<i>io7ebt</i> I/O Channel 7 Extended Bus Timing Register
			440	<i>msra</i> Memory System Refresh Address Register(WO)
			440	<i>iopdelay</i> IOP Delay Register(RO)
			460	<i>iodta</i> I/O Device Transfer Types A Register
			480	<i>iodtb</i> I/O Device Transfer Types B Register
			7a0	<i>iodmaex</i> I/O DMA Enable Expiration Register
			7c0	<i>drvera</i> Driver Current Register
			7e0	<i>iopreset</i> IOP Reset Register

FIG. 20

16/57




FIG. 21








FIG. 22

17/57

**FIG. 23****FIG. 24**

18/57

**FIG. 25****FIG. 26**

19/57




FIG. 27








FIG. 28

20/57

**FIG. 29****FIG. 30****FIG. 31**

21/57


160 msgsm	Memory System Group Select Mask Register
-----------	--



Contains zero, one, or two adjacent bits to determine which, if any, of the upper 16 address bits will be decoded to select memory groups.

FIG. 32

180 mgds	Memory Group Device Size Register
----------	-----------------------------------



Mnemonic	Description
----------	-------------

mg3ds	memory group 3 device size
-------	----------------------------

mg2ds	memory group 2 device size
-------	----------------------------

mg1ds	memory group 1 device size
-------	----------------------------

mg0ds	memory group 0 device size
-------	----------------------------

Device Sizes

0x00 64K DRAM	0x04 1M DRAM	0x08 8M DRAM	0x0c 64M DRAM (asym)
0x01 128K DRAM	0x05 2M DRAM	0x09 16M DRAM (asym)	0x0d 64M DRAM
0x02 256K DRAM	0x06 4M DRAM (asym)	0x0a 16M DRAM	0x0e 128M DRAM
0x03 512K DRAM	0x07 4M DRAM	0x0b 32M DRAM	0x0f SRAM

FIG. 33

22/57




FIG. 34




FIG. 35

23/57




FIG. 36









FIG. 37

24/57

**FIG. 38****FIG. 39****FIG. 40**

25/57

**FIG. 41****FIG. 42****FIG. 43**

26/57

7A0 iodmaex DMA Enable Expiration Register




FIG. 44

7C0 drivers Driver Current Register





FIG. 45

7E0 iopreset IOP Reset Register



write reset IOP on any write
 read 0xffffffff while waiting to reset, zero otherwise

FIG. 46

27/57




FIG. 46A




FIG. 47

29/57




FIG. 48




FIG. 49




FIG. 50




FIG. 51

33/57




FIG. 52





FIG. 53

† Presence of RAS inactive period depends on system conditions.

FIG. 54



[†] Presence of RAS inactive period depends on system conditions.

FIG. 55

37/57




FIG. 56

38/57





FIG. 57

39/57



† Presence of \overline{RAS} inactive period depends on system conditions.

FIG. 58




FIG. 59

41/57




FIG. 60




FIG. 61




FIG. 62

FIG. 63






FIG. 64A







Selected 0-3 activate when A31 is 0; selects 4-7 activate when A31 is 1. Decoding requires a RAS cycle whenever the address bits change.


FIG. 64

FIG. 64A FIG. 64B





49/57




50/57

FIG. 65D

FIG. 65

FIG. 65A FIG. 65C

FIG. 65B FIG. 65D



51/57




FIG. 66




FIG. 69

52/57




FIG. 67

53/57




FIG. 68

54/57




FIG. 70




FIG. 71

55/57




FIG. 72

56/57




FIG. 73




FIG. 74




FIG. 75

57/57




FIG. 76